2<dtf2x G>F >F >F ??TopBottomPadsViasUnroutedDimensiontPlacebPlacetOriginsbOriginstNamesbNamestValuesbValuestStopbStop tCream bCream!"tFinish"!bFinish#$tGlue$#bGlue%&tTest&%bTest'( tKeepout(' bKeepout)* tRestrict*) bRestrict++ vRestrict,,Drills--Holes..Milling//Measures00Document11Reference34tDocu43bDocu56 tGND_GNDA65 bGND_GNDA[[Nets\\Busses]]Pins^^Symbols__Names``ValuesaaInfobbGuide@ AN/relay.6Wy351*,k,k1*Ԕ,kP1*D[,kO1*!,kS1*!ԔS2*D[ԔO2*ԔԔP2*,kԔ16"99PS9"PS9PSp"PSp9p"9p91"91,k1",k1,kd"919d",kd9d"9d99"ܒԔԔ"Ԕ""2"222"2"22"2,k"222",kܒ,k"22"Ԕ$mԔjJ"ԔjJ|jJ"|jJ||"||Ԕ"ԔԔ"JԔԔ"ԔܒԔ"Ԕ|"||"|,k",k,k",kƙF^"J,k,k"Ԕƙ19"(>NAME13x?n(35111F"(>VALUE&9d,k1diode )zD-7.5*ԔA*,kC11(>NAME"jJ"""FjJF&dF<""ܒ"""$mjJ1Ȝ(>VALUE"jJFjJ"F"jJjJ"5rcl0'zz*91*p21;(>NAME12(>VALUE"03p "039@a "0",y"0FZ z"0rZ|F {"0r,|"x"0F""0,Ȝ,"0'Ȝ,"0ZȜZ"0PȜZ"0B^'8c,"0B^''"0B^P8cZ"0B^PP"0r,8c,"0rZ8cZ"0|F|"&| &>b  b(PzC12061d1 >NAME1dȜ >VALUE"'ff&`f&"'`f"'fff&"'`f&`+P@(#1+6@(#2&3+!&3-%zB=!"3N%"3NB%B&#1_ b(zR1206+7@7#2+t@7#1"035%@L@"035%L&3;"&35%A;"1d1 >NAME1dȜ >VALUE"'ff&`f&"'`f&`"'`f"'fff&&#H Xsolpad ??zSE14*I1MP"xx2"x;21ntE(>NAME";;";;2"x2;"2;;"2xx2"x2x%3%31 >VALUEsupply1con-coaxcc{ {*1*ec"2*cc"3*ce"4*ee"5%3||%hBhB1Ȝ>NAME1 >VALUE"0}*}"0}*}"0*"0*"03|}}"03}}|"03|"03|led"gd{W{"43`>?> %37&3;Tt@&3/<&3l/N8&3/64&3 24!t@&3 /4!4&3%4!0&34!"03%"03@%@& ~F& 4!F&* +\DLLC+LLA1dd >NAME18cd >VALUEpc}  *dE*dC*LYdB18efN(>NAME%31:d(>VALUE"6f 6fd"6fd"pܒ"ޏܒʙd"ʙdʙ &6f&nF&"6&|ʙ&3n&3F"&36|""pܒܒܒ"3ܒܒܒ"ܒ(ܒ"3(ܒܒ"ܒtEܒ"3tEܒ$mܒ"$mܒޏܒ1Ԕ"" {1"" VCC IN1І2 {1jJ"" {14U"" VCC IN1a2 {. \K /K1M4-12-H40"(50(. m /K2M4-12-H4ޅ0"(5l=0(.t;m/L110uH4(5^F (.Hu/C1100nF4EG 53ҍ .NL /C2100nF4}  5T  .+n/C3100nF4. 56\ .T*/{SE144p(5T|9 .(]ƕ/{SE144%(5(] .Tƕ/{SE144:(5T .ƕ/+LNA4SE144x(5 .D[ƕ/+LNA3SE144l(5D[ .*/+LNA2SE144 (5|9 .m/L210uH4v(54 (.PS /C4100nF4!BT 5l .n/C5100nF4yҍ 5)" .D[*/+LNA1SE144@W(5D[|9 .(]*/{SE144А(5(]|9 .|!/X14p 5vBvB .! /X24! 5}vB . /+17V_RX1SE144‘(5 ./+17V_RX2SE144‘(5 .D[/+17V_RX3SE144‘(5D[ ./+17V_RX4SE144:`‘(5 ./+17V_RX8SE144(5 .3/+17V_RX7SE144v8(53 .T/+17V_RX6SE144J(5T .(]/+17V_RX5SE144b(5(] .p /X34 5}2 .|p/X44p 5vB2 . m /D21N40074"0(5BT*(. \K /D11N40074S0(52*(."m/D31N40074(5 (.ƕm/D41N40074|(5 (.D[/G3SE144-(5D[ ./G4SE144.(5 .(]/G2SE144(5(] .T/G1SE144fF(5T . 6\0  /R31k54hC 5hC< . 6\/LED14hC 5\K . !/C6220nF4$  5Fk . -/R433k4 5>k . k /Q1BD1394b(5(sN$1> > > > >>"D[**""ƕ*""D[ƕD[*""D[ƕƕ""D[ƕƕ""ƕ*""D[**""D[ƕD[*""D[*D[""D[D[n""D[nD[m""D[m)m""D[n0Vn 0=N$2>> >!"mm""m$m""m$m""$mm""mm""PS'PSm""PSmm" N$4>>> "NLm3m""3mm""NLm3m""3mm""NLm3m""NLmem""3mem""NL'NLm"sN$5>>>> >> "(]ƕ(]*""T*(]*""TƕT*""Tƕ(]ƕ""T*(]*""TƕT*""Tƕ(]ƕ""(]ƕ(]*""(]*(]<""(]<(]m""(]mum""umĎm""(]n>>>"3\K""3<<\K""3\K""3<<\K">&"3<6\"3<<> *"3'&*'&("3*""3*'&*""3'&(<(""3<(<"@nGND>>>>>>>>>>>>>>>>>>>>>>>>>!n p"l"lle"lee"e"00\K0""0\K""T>HT>""T>""NLҍNLZ""HT>NLT>""NLT>NLn""NLnNLҍ""NLn}n""}nn""nn""nn"":n!n""!nn""nn""nn""PSnPSZ""PSn:n""PSPS$""PSPS6\""PS6\PSn""!"""""O""PS$PS""PSPS""PS!""0\K0""00*""0*hC""0hC6\""06\u""0uҍ""0ҍm""0m""""02""02\K""000\K">#>">%>$"D[""PS""T(]""2T">')f< ~)| ~)|| ~)f<| ~"!)!""!!|""0*>hC>""0hC>6\>""06\>u>""0u>ҍ>""|"")D[""D[y""y""0*>hC>""0hC>6\>""06\>u>""0u>ҍ>")n )n )!n )* )hC )6\ )u )ҍ )}n )n )n )*> )hC> )6\> )u> )ҍ> > ("!dXW|!W|"PS6\dXW|> > > > "!|M"MM"!|""!M"!|!")D[""D[y""U *)"")y""_\K""PS_"!;0P"ss"s2"22"2s"sls"lsl"l"s"e"l"lle"ele)6\ )u )hC @^N$3>>>!"*mum""*mhCm""umhCm""*mhCm""*mm""*mm""  m ""    ""H H""m H "> )> *"3'&kk"3k*k""*k* ""* *m""3k-{{"3'&kk""*   "EN$6>>"|!!""!!!""!!!"EN$7>>"!!""K!!""!K!"@?N$8>>"3D[D["3D[D["3BTD["3D[*d"3*dBT8%N$11>>>>>>>>"D[""""""""3""3T""T(]"@r~N$12>"3pp">"Ԕ3p"> "3<D[Ԕ""ԔԔ"@r~N$13>"|pp">"pԔ"> "3Ԕ0D[""#ԔԔ"@CEvN$17>&>'"36\ƕ6\"36\^6\ƕ^$iN$10"8c)8c,VaN$15"1D[ԔD[,VaN$16"1D[ԔD[^$iN$18"8c)8cVN$19"D[|)N$20"`#)N$21"`#VN$22"D[|@ N$23> (> )> *"3- -"3'&ڋ"3ڋ- "3!! "3t'&"3! tRELAY

2 x switch, same as G5 V-2, OmronDIODE0207/10RESISTOR

type 0207, grid 10 mmCAPACITORRESISTORSOLDER PAD

drill 1.4 mmBU-SMA-VFEMALE SMA CONNECTOR

Radiall

distributor RS 112-3794CHIPLED_1206CHIPLED

Source: http://www.osram.convergy.de/ ... LG_LY N971.pdftransistor-powerTO126AVMolded Package

grid 2.3 mmVCC LNA OUTLNA BYPASSVCC LNA OUTLNA BYPASS+17V_LNA1+17V_LNA2+17V_LNA3+17V_LNA4h defaultEAGLE Design Rules

Die Standard-Design-Rules sind so gewählt, dass sie für die meisten Anwendungen passen. Sollte ihre Platine besondere Anforderungen haben, treffen Sie die erforderlichen Einstellungen hier und speichern die Design Rules unter einem neuen Namen ab.EAGLE Design Rules

The default Design Rules have been set to cover a wide range of applications. Your particular design may have different requirements, so please make the necessary adjustments and save your customized design rules under a new name.(1*16)xV4' <????????   ??8c 2 dd^^^^^^^^^^^^^^^^:lZ% <default!Ceͫm% 5!Ceͫl % 5!Ceͫq% 5!Ceͫ% 5!Ceͫ?% 5!Ceͫ0|\% 5!CeͫqR% 5!CeͫR